close
1.

図書

図書
co-sponsored by the IEEE Signal Processing Society and the IEEE Computer Society
出版情報: Piscataway, N.J. : IEEE, c2001, [i.e. 2003]  xxvi, 825 p. ; 30 cm
所蔵情報: loading…
2.

図書

図書
sponsored by IEEE Computer Society, IEEE Communications Society
出版情報: Piscataway, N.J. : IEEE Operations Center, c2004  4 v. ; 28 cm
所蔵情報: loading…
3.

図書

図書
sponsored by IEEE Computer Society
出版情報: Los Alamitos, California ; Tokyo : IEEE Computer Society, c2000  xii, 399 p. ; 28cm
所蔵情報: loading…
目次情報: 続きを見る
Preface
Message from the ECBS Technical Committee Chairman
Conference Committee
Steering Committee
Program Committee
Keynote Speaker / Dr Bruce Shriver
Distributed Systems
Integrating CAD and CAM via CORBA / D. Yoon ; F. Shaikh
An Algorithm for Tolerating Crash Failures in Distributed Systems / V. De Florio ; G. Deconinck ; R. Lauwereins
A Choice of SM/DM Parallel ANN Implementation for Embedded Applications / V. Dvorak ; R. Cejka
Architecture 1
Architecture-Based Performance Analysis of the COLLINS Class Submarine Open System Extension (COSE) Concept Demonstrator (CD) / T. O'Neill ; J. Leaney ; P. Martyn
A Component-Based Architecture for Software Communication Systems / M. Jung ; E. Biersack
SAABNet: Managing Qualitative Knowledge in Software Architecture Assessment / J. van Gurp ; J. Bosch
Invited Paper
Limited Software Warranties / Jeffrey M. Voas
Modeling 1
Modeling and Simulating Functional and Timing Aspects of Real-Time Systems by Delegated Execution / M. Naedele
Java-Prototyping of Hardware/Software CBS Using a Behavioral OO Model / B. Mendelhaum ; R. Gallant ; J-F. Brette ; C. Ducateau
Designing a Model-Based Interaction Planner with Dialogue Analysis / J. Cook ; T. Khan
Components and Reuse 1
A Survey of Software Reuse Repositories / J. Guo ; Luqi
Information Required for the Success Geographically Distributed Software Engineering of Components and Component-Based Systems / P. Taylor ; T. Anderson ; P. Nicholl
On the Design of ORBIT / M. Rangarajan ; N. Abu-Ghazaleh ; I. Mutabanna ; D. Dieckman ; B. Farooqi ; A. Rajkhowa ; S. Doumit ; A. Venkataraman ; C. Kong ; R. Kamath ; P. Alexander
Architecture 2 / Prof Ian Sommerville
A Co-Operative Object-Oriented Architecture for Adaptive Systems / R. de Lemos
A Component-Driven Architecture for Internet-Based, Directly Reactive Information Systems / R. Stolle ; W. Rossak ; V. Kirova
Enhancing Architectural Mismatch Detection with Assumptions / S. Uchitel ; D. Yankelevich
Instrumentation and Industrial Control 1
Coupling Architectures for Low- Level Fieldbusses / M. Sveda ; R. Vrba ; F. Zezulka
The Virtual Automation Lab -- Web Based Teaching of Automation Engineering Concepts / D. Buhler ; W. Kuchlin ; G. Gruhler ; G. Nusser
Truly Distributed Control Systems Using Fieldbus Technology / A. Scott ; W. Buchanan
Instrumentation and Industrial Control 2
Component-Based Control System / A. Speck
The Use of Architecture Description Languages to Describe a Distributed Measurement System / G. Georg ; S. Seidman
Agents
Integrating the Components of an Intelligent Telecom Design Tool into an Agent-Based Framework / A. Eberlein ; R. Kremer
Monitoring of Distributed Processes with Mobile Agents / R. Kennedy ; F. Kurfess
Software Agents and Computer Network Security / J. Pikoulas ; M. Mannion
Enhancing Network Management Using Mobile Agents / M. Naylor
Components and Reuse 2
A Component Coordination Model for Customization and Composition of Component-Based System Design / M. Olarnsakul ; D. Batanov
PuLSE-I: Deriving Instances from a Product Line Infrastructure / J. Bayer ; C. Gacek ; D. Muthig ; T. Widen
Development Experiences of a Component-Based System / M. Larsson ; I. Crnkovic
Design
Multimedia Systems - On the Ergonomic Design and Evaluation of User Interfaces and System Structures / G. Schade
Formal Parameters Synthesis for Track Segments of a Subway Mesh / A. Bonifacio ; A. Moura ; J. Camargo Jr. ; J. de A. Jr.
Design Tool Integration: An Exercise in Semantic Interoperability / G. Karsai
Ensuring Structure and Behavior Correctness in Design Composition / J. Dong ; P. Alencar ; D. Cowan
Requirements and Specification 1 / Stuart Arnold
Refinement in Requirements Specification and Analysis: A Case Study / E de Jong ; J van de Pol ; J. Hooman
System Specification in Rosetta / D. Barton
Discrete Event System Specification (DEVS) and StateMate StateCharts Equivalence for Embedded Systems Modeling / S. Schulz ; T. Ewing ; J. Rozenblit
Verification and Validation
Application of Factorial Design to Validation of System Performance / T. Berling ; P. Runeson
Assisting the Definition and Execution of Test Suites for Complex Systems / J. Garbajosa ; M. Alandes ; M-A. Mahillo ; M. Piattini
Issues in Defining, Analyzing, Refining, and Specifying System Dependability Requirements / B. Melhart ; S. White
Modeling 2
Model Checking the Java Meta-Locking Algorithm / S. Basu ; S. Smolka ; O. Ward
Support for Representation of Functional Behavior Specifications in AP-233 / E. Herzog ; A. Torne
Systematic Derivation of Operational Scenarios Using ECSAM / J. Lavi ; J. Kudish
Process Support
A Java-Based CSCW Tool for Supporting Software Processes / Z. Zhiying ; L. Haipeng
Scenario-Based Software Process / K. Breitman ; J. Leite
Working Group Meetings
IEEE/IFIP Joint Workshop on Formal Specifications of Computer-Based Systems / F. Pichler ; C. Rattray
IEEE ECBS'99 TC Architecture Working Group (AWG) Report / D. Rowe ; H. Simpson ; J. Weiss ; Z. Papp ; T. Bapty ; B. Purves ; G. Horvath ; E. de Jong
Forensic ECBS: A Situational Assessment / D. Dalcher
Smooth Seas - Rough Sailing: The Case of the Lame Ship
ECBS Education and Training Working Group Report
Standards Focus Group / H. Lawson
Author Index
Preface
Message from the ECBS Technical Committee Chairman
Conference Committee
4.

図書

図書
sponsored by IEEE Circuits and Systems Society, ACM/SIGDA, VIUF
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c2000  viii, 119 p. ; 28 cm
所蔵情報: loading…
目次情報: 続きを見る
Steering Committee
Program Committee
Keynote Address / Session 1:
Mixed-Singal Modeling / Session 2:
Modeling and Simulation of a Sigma-Delta Digital to Analog Converter Using VHDL-AMS / M. Vogels ; B. De Smedt ; G. Gielen
Event-Driven Electrothermal Modeling of Mixed-Signal Circuits / X. Huang ; H. Mantooth
High-Level Design Case of a Switched-Capacitor Low-Pass Filter Using Verilog-A / E. Lauwers ; K. Lampaert ; P. Miliozzi
Modeling and Simulating Semiconductor Devices Using VHDL-AMS / V. Kasulasrinivas ; H. Carter
Mixed-Technology Modeling / Session 3:
Integration of Mechanical CAD and Behavioral Modeling / R. Sinha ; C. Paredis ; P. Khosla
A Table-Based Time-Domain Simulation Method for Oversampled Microelectromechanical Systems / J. Wu ; L. Carley
Combining Models of Physical Effects for Describing Complex Electromechanical Devices / L. Vossamper ; R. Schmid ; G. Pelz
Panel: Analog Synthesis: Is It for Real? / Jim BarbySession 4:
Mixed-Level Simulation/Mixed-Domain Modelings / Session 5:
Mixed-Domain and Reduced-Order Modeling of Electroosmotic Transport in Bio-MEMS / R. Qiao ; N. Aluru
Characterization, Simulation and Modeling of PLL under Irradiation Using HDL-A / I. Martinez ; P. Delatte ; D. Flandre
Design and Optimization of Optical Links Based on VHDL-AMS Modeling / P. Bontoux ; F. Mieyeville ; I. O'Connor ; F. Gaffiot ; G. Jacquemod
Simulation Techniques / Session 6:
VHDL Based Simulation of a Sigma-Delta A/D Converter / M. Schubert
On Accommodating Particular Analog System Models with VHDL / G. Popescu
Dynamic Time Step Control Algorithm Enhancements / J. Bach
An Open VHDL-AMS Simulation Framework / T. Schneider ; J. Mades ; M. Glesner ; A. Windisch ; W. Ecker
Modeling and Simulation / Session 7:
Neural Network Design for Behavioral Model Generation with Shape Preserving Properties / O. Mikulchenko ; K. Mayaram
Verilog-AMS: Mixed-Signal Simulation and Cross Domain Connect Modules / P. Frey ; D. O'Riordan
Towards a Specification Notation for High-Level Synthesis of Mixed-Signal and Analog Systems / A. Doboli ; R. Vemuri
Tutorial on Verilog-A/MS / Session 8:
Author Index
Steering Committee
Program Committee
Keynote Address / Session 1:
5.

図書

図書
sponsored by IEEE Computer Society Technical Committee on Design Automation(DATC), IEEE Circuits & Systems Society, VHDL International
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c2000  ix, 127 p. ; 28 cm
所蔵情報: loading…
目次情報: 続きを見る
Message from the General Chair
Steering Committee
Program Committee
The System View / Session 1:
Requirements Modeling Technology: A Vision for Better, Faster, and Cheapter Systems / D. Barker
On Upgrading Legacy Electronics Systems: Methodology, Enabling Technologies and Tools / V. Madisetti ; Y.-K. Jung ; M. Khan ; J. Kim ; T. Finnessy
System Design Approaches / Session 2:
Predicting the Performance of SoC Verification Technologies / G. Peterson
Another Approach to System Level Design / Y. Veller
Objects for Modeling Embedded Systems / J. Benzakki
Language Extensions / Session 3:
Automated Test Vector Generation from Rosetta Requirements / K. Ranganathan ; M. Rangarajan ; P. Alexander ; T. Regan
Gated Clocks in RT-Synthesis and Simulation / W. Ecker ; A. Windisch ; J. Mades ; T. Schneider ; K. Yang
Panel: Setting the Context for VHDL 200X / Stephen BaileySession 4:
XML in the VHDL Environment / Session 5:
HDML: Compiled VHDL in XML / M. Reshadi ; B. Gorji-Ara ; Z. Navabi
An XML-Based Meta-Model for Design of Multiprocessor Embedded Systems / W. Cesario ; L. Gauthier ; D. Lyonnard ; G. Nicolescu ; A. Jerraya
Using XML for Representation and Visualization of Elaborated VHDL-AMS Models / T. Karayiannis
A Procedural Interface for VHDL / Session 6:
Testing a Procedural Interface for Conformance to a Standard / U. Parvathy ; F. Martinolle ; S. Subramanian
Mixed Language Design Data Access: Procedural Interface Design Considerations
Modeling Foreign Architectures with VHPI / J. Shields
Panel: Object Methodologies for System Design / Judith BenzakkiSession 7:
Novel VHDL Application / Session 8:
Induction Motor Drive System Modeled in VHDL / M. Cirstea ; A. Aounis ; M. McCormick ; P. Urwin ; L. Haydock
A VHDL Success Story: Electric Drive System Using Neural Controller / A. Dinu ; D. Nicula
High-Level Test Generation from VHDL Behavioral Descriptions / A. Gharebaghi
Author Index
Message from the General Chair
Steering Committee
Program Committee
6.

図書

図書
sponsored by IEEE Computer Society, IEEE Technical Committee on Complexity in Computing ; in cooperation with Information Processing Society of Japan ... [et. al.] ; supported by IEICE Communication Society Technical Committee on Network Revolution and Software
出版情報: Los Alamitos, Calif. ; Tokyo : IEEE Computer Society Press, c2000  xiii, 240 p. ; 28 cm
所蔵情報: loading…
目次情報: 続きを見る
Introduction
Organizing Committee
Program Committee
Reviewers
Tutorial
Timed Multi-Threaded Formal Object Modeling Techniques / Jin Song Dong
Application of Formal Methods to Railway Systems / Jim Woodcock
Global Information Processing Technology
Opening Address / Kenji Ohmori
Invited Speech
Complexity: Concept, Causes and Control / John A. McDermid
Reactive Systems
Managing Complexity in Real-Time Reactive Systems / V. Alagar ; O. Ormandjieva ; M. Zheng
Verification Criteria for a Compositional Model for Reactive Systems / P. Bellini ; M. Bruno ; P. Nesi
Dependability Engineering of Complex Computing Systems / M. Kaaniche ; J.-C. Laprie ; J.-P. Blanquart
Parallel Sessions
System Modeling / Jeff A. OffuttSession 1:
Domain Modeling of Software Process Models / H. Gomaa ; L. Kerschberg ; G. Farrukh
Integration of the Domain Modeling Method for Families of Systems with the SOFL Formal Specification Language / S. Liu ; M. Shin
Experience Using Formal Methods for Specifying a Multi-Agent System / C. Rouff ; J. Rash ; M. Hinchey
Special Session: Network Software I / Yasushi WakaharaSession 2:
Engineering Software for the Net / Tadashi Ohta ; Mauro Pezze
Systems Development / Paolo Nesi
Distributed Development of Complex Software Systems with Object Make / Y. Sugiyama
An Intelligent-Agent Based Decision Support System for a Complex Command and Control Application / P. Petrov ; A. Stoyen
Using the Right Tool for the Job / W. Howerton
Special Session: Network Software II
Interworking among Intelligent Networks and Different Networks: Service Control Interfaces and Their Applications / R. Takeuchi ; A. Miura ; M. Yoshimi
Mobile IP Route Optimization Method for a Carrier-Scale IP Network / T. Ihara ; H. Ohnishi ; Y. Takagi
Multiple Backup Virtual Paths Reservation Problem and Its Solution / S. Inoue ; Y. Kakuda
PNNI Data Management for Dynamic Routing in ATM Network / H.-S. Shin
Closing Address / Yoshiaki Kakuda
Overcoming Software Complexity by Constructing Abstraction Hierarchies--The Principles and Applications / Shaoying Liu ; Tosiyasu L. Kunii ; Masayuki Hisada
Embedded, Concurrent, and Distributed Systems / Yoshinori Yamaguchi
Definitions of Equivalence for Transformational Synthesis of Embedded Systems / L. Cortes ; P. Eles ; Z. Peng
Scalable Data Mining with Log Based Consistency DSM for High Performance Distributed Computing / H. Hirayama ; H. Honda ; T. Yuba
Concurrent Programming Made Easy / R. Ramirez ; A. Santosa ; R. Yap
Special Session: Formal Engineering Method--SOFL
SOFL Language and Method for Software Development
Reusable Semantics for SOFL / J. Dong
Generating Test Data from SOFL Specifications / J. Offutt
Software Verification, Management, and Business Application Using SOFL / H. Tomioka ; F. Nagoya
Dynamically Detecting Relevant Program Invariants / Alexander D. Stoyen ; David Notkin
Testing and Verification
A Test Class Framework for Generating Test Cases from Z Specifications / M. Huaikou ; L. Ling
An Analysis Tool for Coupling-Based Integration Testing / A. Abdurazik ; R. Alexander
Evaluation of Three Specification-Based Testing Criteria / P. Ammann ; W. Ding
Automated Result Verification with AWK / B. Bakar ; T. Janowski
Principles and Mechnisms for Evolving Software Systems: A Report from a Project on Software Evolution Principles / Tetsuo Tamai ; Takuya Katayama
Communication and Control Systems / Kenji Toda
Reducation of the Number of Terminal Assisgnments for Detecting Feature Interactions in Telecommunication Services / T. Yoneda ; T. Ohta
A Flexible Scheduling for Automobile Control Using Imprecise Computation and Its Fundamental Evaluation / F. Nakanishi ; S. Hiraike ; K. Toda
New Measure and Experimental Evaluation for Multiagent-Based Reservation of Backup Virtual Paths in ATM Networks / M. Terabe
Cost Models for Electronic Architecture Trade Studies / J. Axelsson
Panel--Software Complexity of the Net
Author Index
Introduction
Organizing Committee
Program Committee
7.

図書

図書
sponsored by IEEE Computer Society, University of Washinton
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c2000  xii, 240 p. ; 28 cm
所蔵情報: loading…
8.

図書

図書
sponsored by IEEE Computer Society, IEEE Communications Society
出版情報: Piscataway, N.J. : IEEE Service Center, c2000  3 v. ; 28 cm
所蔵情報: loading…
9.

図書

図書
sponsored by Oregon Center for Advanced Technology Education ...[et al.] ; supported by School of Engineering and Applied Science, Portland State University ...[et al.]
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c2000  xiv, 468 p. ; 28 cm
所蔵情報: loading…
目次情報: 続きを見る
Message from the Symposium Chair
Message from the Co-Chairs
Reviewers
Invited Address / Session 1:
Computational Neurobiology Meets Semiconductor Engineering / D. Hammerstrom
Neural and Threshold Nets / Session 2a:
Multi-Valued Logic Pass Gate Network Using Neuron-MOS Transistors / J. Shen ; M. Inaba ; K. Tanno ; O. Ishizuka
The Synthesis of Multiple-Valued Logic Circuits Using Local-Excitation-Type Neuron Models / M. Matsumoto ; Y. Ueda ; I. Nomoto
Multi-Input Variable-Threshold Circuits for Multi-Valued Logic Functions / M. Syuto
The Computing Capacity of Three-Input Multiple-Valued One-Threshold Perceptrons / A. Ngom ; I. Stojmenovic ; R. Tosic
Spectral Methods / Session 2b:
MDD-Based Synthesis of Multi-Valued Logic Networks / R. Drechsler ; M. Thornton ; D. Wessels
Fast Transforms for Multiple-Valued Input Binary Output PLI Logic / B. Falkowski ; S. Rahardja
Computation of Spectral Information from Logic Netlists
Fault Analysis of the Multiple Valued Logic Using Spectral Method / J. Kim ; P. Lala ; Y. Kim ; H. Kim
Neural Networks: Binary Monotonic and Multiple-Valued / J. ZuradaSession 3:
Decomposition and Data Mining / Session 4a:
Data Mining of Weak Functional Decompositions / S. Jaroszewicz ; D. Simovici
Multi-Valued Sub-Function Encoding in Functional Decomposition Based on Information Relationships Measures / A. Chojnacki ; L. Jozwiak
On the Number of Dependent Variables for Incompletely Specified Multiple-Valued Functions / T. Sasao
Algebra I / Session 4b:
Some Properties of Discrete Interval Truth Valued Logic / N. Takagi ; K. Nakashima
Independence of the Axioms of Boolean Algebra in Multiple-Valued Logic / T. Ninomiya ; M. Mukaidono
On Urquhart's C Logic / A. Ciabattoni
Fuzzy Logic / Session 5a:
A New Class of Fuzzy Modifiers / M. De Cock ; E. Kerre
Fuzzy Decision Diagrams for the Representation, Analysis and Optimization of Rule Bases / K. Strehl ; C. Moraga ; K.-H. Temme ; R. Stankovic
On Algebraic Foundations of Information Granulation III Investigating the HATA-MUKAIDONO Approach / H. Thiele
Reed-Muller Logic and Its Extensions / Session 5b:
Experiments on FPRM Expressions for Partially Symmetric Logic Functions / S. Yanushkevich ; J. Butler ; G. Dueck ; V. Shmerko
Representations of Multiple-Output Switching Functions Using Multiple-Valued Pseudo-Kronecker Decision Diagrams / H. Babu
A New Algorithm to Compute Quaternary Reed-Muller Expansions
Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems / A. StoicaSession 6:
Logic and Algebra / Session 7a:
De Morgan Bisemilattices / J. Brzozowski
Finite-Valued Approximations of Product Logic / S. Aguzzoli ; B. Gerla
Integration of Information in Four-Valued Logics under Non-Uniform Assumptions / Y. Loyer ; N. Spyratos ; D. Stamate
Decision Diagrams / Session 7b:
Lower Bound Sifting for MDDs / D. Jankovic ; W. Gunther
Implementation of Multiple-Output Functions Using PQMDDs / Y. Iguchi ; M. Matsuura
Fibonacci Decision Diagrams and Spectral Fibonacci Decision Diagrams / M. Stankovic ; J. Astola ; K. Egiazarian
Circuits I / Session 8a:
Cost-Analysis of 4-Valued Unary Functions Implemented Using Current-Mode CMOS Circuits / M. Abd-El-Barr ; A. Al-Mutawa
Implementation of Multiple-Valued Multiplier on GF(3[subscript m]) Using Current Mode CMOS / H. Seong ; J. Choi ; B. Shin
Novel II-Type Resistor Network in D/A Converter Based on Multiple-Valued Logic / X. Wu ; X. Zhou
Decision Diagrams and Test / Session 8b:
Mod-p Decision Diagrams: A Data Structure for Multiple-Valued Functions / H. Sack ; E. Dubrova ; C. Meinel
Dynamic Re-Encoding During MDD Minimization / F. Schmiedle
Controllability/Observability Measures for Multiple-Valued Test Generation Based on D-Algorithm / N. Kamiura ; Y. Hata ; N. Matsui
Evolutionary and Information Theory Approaches / Session 9a:
Evolutionary Multi-Level Network Synthesis in Given Design Style / T. Luba ; M. Opoka
An Evolutionary Computing Approach to Multilevel Logic Synthesis Using Various Logic Operations / T. Hozumi ; O. Kakusho ; K. Yamato
Information Theoretic Approach to Minimization of Polynomial Expressions over GF(4) / D. Popel ; V. Cheushev
Image and Language Processing / Session 9b:
On an Architecture of Medical Image Registration System Based on Multiple-Valued Logic / S. Kobashi ; Y. Kitamura ; T. Yanagida
Gray Scale Image Compression Based on Multiple-Valued Input Binary Functions, Walsh and Reed-Muller Spectra / L.-S. Lim
A Four-Valued Logic B(4) of E(9) for Modeling Human Communication / D. Rine ; R. Alnakari
Structures with Many-Valued Information and Their Relational Proof Theory / I. Duntsch ; W. MacCaull ; E. OrlowskaSession 10:
Circuits II / Session 11a:
Demonstration of a Novel Multiple-Valued T-Gate Using Multiple-Junction Surface Tunnel Transistors and Its Application to Three-Valued Data Flip-Flop / T. Uemura ; T. Baba
A Study on the Ternary Parallel Circuit Design with DCG Properties Based on the Matrix Equation / G.-N. Byun ; C.-U. Lee ; S.-Y. Park ; H.-S. Kim
Novel Resonant-Tunneling Multiple-Threshold Logic Circuit Based on Switching Sequence Detection / T. Waho ; K. Hattori ; K. Honda
Standard CMOS Implementation of a Multiple-Valued Logic Signed-Digit Adder Based on Negative Differential-Resistance Devices / A. Gonzalez ; M. Bhattacharya ; S. Kulkarni ; P. Mazumder
Theorem-Proving and Applications / Session 11b:
The 2-SAT Problem of Regular Signed CNF Formulas / B. Beckert ; R. Hahnle ; F. Manya
Chaining Techniques for Automated Theorem Proving in Many-Valued Logics / H. Ganzinger ; V. Sofronie-Stokkermans
High-Radix Parallel VLSI Dividers without Using Quotient Digit Selection Tables / T. Aoki ; K. Nakazawa ; T. Higuchi
Properties of Independent Components of Self-Motion Optical Flow / M. Jabri ; K.-Y. Park ; S.-Y. Lee ; T. SejnowskiSession 12:
Panel Discussion / Session 13:
Multiple-Valued Logic: Provocative Questions / D. Hammerstrom M. Kameyama ; R. Baltar ; Y. Takahashi
A Multilevel-Cell 32MB Flash Memory / M. Bauer ; R. Alexis ; G. Atwood ; B. Baltar ; A. Fazio ; K. Frary ; M. Hensel ; M. Ishac ; J. Javanifard ; M. Landgraf ; D. Leak ; K. Loe ; D. Mills ; P. Ruby ; R. Rozman ; S. Sweha ; S. Talreja ; K. WojciechowskiSession 14:
Circuits III / Session 15a:
Hardware Implementation of "Supplementary Symmetrical Logic Circuit Structure" Concepts / D. Olson ; K. Current
Design of a Quaternary Latch Circuit Using a Binary CMOS RS Latch
Low-Power Dual-Rail Multiple-Valued Current-Mode Logic Circuit Using Multiple Input-Signal Levels / T. Hanyu ; T. Ike ; M. Kameyama
Clones and Asynchronous Machines / Session 15b:
Rigidity Problem of Autodual Clones / M. Miyakawa ; I. Rosenberg
On the Intersection of Maximal Partial Clones and the Join of Minimal Partial Clones / L. Haddad ; H. Machida
Logic Synthesis of Controllers for B-Ternary Asynchronous Systems / Y. Nagata ; D. Miller
Silicon Single-Electron Devices and Their Applications / A. Fujiwara ; Y. Ono ; K. MuraseSession 16:
Arithmetics and Systems / Session 17a:
DRAM-Cell-Based Multiple-Valued Logic-in-Memory VLSI with Charge Addition and Charge Storage / H. Kimura
An Efficient Data Transmission Technique for VLSI Systems Based on Multiple-Valued Code-Division Multiple Access / Y. Yuminaka ; O. Katoh ; Y. Sasaki
Arithmetic-Oriented Multiple-Valued Logic-in-Memory VLSI Based on Current-Mode Logic / S. Kaeriyama
Verification and Power Estimation / Session 17b:
A Method for Approximate Equivalence Checking
Propagation Algorithm of Behavior Probability in Power Estimation Based on Multiple-Valued Logic / M. Pedram
Probabilistic Verification of Multiple-Valued Functions
Author Index
Message from the Symposium Chair
Message from the Co-Chairs
Reviewers
10.

図書

図書
edited by Jagan Agrawal, Abdelsalam Helas, and Linda F. Wilson ; sponsored by IEEE Communications Society, IEEE Computer Society, IEEE Computer Society Technical Committee on the Internet
出版情報: Piscataway, NJ : IEEE Service Center, c2000  xvi, 603 p. ; 28 cm
所蔵情報: loading…
文献の複写および貸借の依頼を行う
 文献複写・貸借依頼