close
1.

図書

図書
Manfred Glesner, Peter Zipf, Michel Renovell (eds.)
出版情報: Berlin : Springer, c2002  xxii, 1187 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 2438
所蔵情報: loading…
2.

図書

図書
Gordon Brebner, Roger Woods (eds.)
出版情報: Berlin : Springer, c2001  xv, 665 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 2147
所蔵情報: loading…
3.

図書

図書
sponsored by IEEE Computer Society Technical Committee on Computer Architecture ; [edited by Jeffrey Arnold and Kenneth L. Pocek]
出版情報: Los Alamitos, Calif. ; Tokyo : IEEE Computer Society, c2005  xi, 338 p. ; 28 cm
所蔵情報: loading…
4.

図書

図書
Jürgen Becker, Marco Platzner, Serge Vernalde (eds.)
出版情報: Berlin ; Tokyo : Springer, c2004  xxix, 1198 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 3203
所蔵情報: loading…
5.

図書

図書
John Schewel ... [et al.], chairs/editors ; sponsored and published by SPIE--the International Society for Optical Engineering
出版情報: Bellingham, Wash. : SPIE, c1999-  v. ; 28 cm
シリーズ名: Proceedings / SPIE -- the International Society for Optical Engineering ; v. 3844, 4212
所蔵情報: loading…
6.

図書

図書
sponsored by the ACM Special Interest Group on Design Automation (SIGDA) with support from Xilinx, Altera, Actel, Vantis and Lucent Technologies
出版情報: New York : the Association for Computing Machinery, c1999  vii, 257 p. ; 28 cm
所蔵情報: loading…
7.

図書

図書
sponsored by IEEE Computer Society Technical Committee on Computer Architecture
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c1997  x, 250 p. ; 28 cm
所蔵情報: loading…
8.

図書

図書
sponsored by IEEE Computer Society Technical Committee on Computer Architecture ; edited by Kenneth L. Pocek and Jeffrey Arnold
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c1998  x, 344 p. ; 28 cm
所蔵情報: loading…
9.

図書

図書
John Schewel, chair/editor ; sponsored and published by SPIE--the International Society for Optical Engineering
出版情報: Bellingham, Wash. : SPIE, c1995  viii, 222 p. ; 28 cm
シリーズ名: Proceedings / SPIE -- the International Society for Optical Engineering ; v. 2607
所蔵情報: loading…
10.

図書

図書
John Schewel ... [et al.], chairs/editors ; sponsored ... by SPIE--the International Society for Optical Engineering ; cooperating organization, Colorado Photonics Industry Association (USA)
出版情報: Bellingham, Wash., USA : SPIE, c2001  v, 174 p. ; 28 cm
シリーズ名: Proceedings / SPIE -- the International Society for Optical Engineering ; v. 4525
所蔵情報: loading…
11.

図書

図書
John Schewel ... [et al.], chairs/editors ; sponsored and published by SPIE--the International Society for Optical Engineering
出版情報: Bellingham, Washington : SPIE, c2002  v, 126 p. ; 28 cm
シリーズ名: Proceedings / SPIE -- the International Society for Optical Engineering ; v. 4867
所蔵情報: loading…
12.

図書

図書
Reiner W. Hartenstein, Herbert Grünbacher (eds.)
出版情報: Berlin : Springer-Verlag, c2000  xvii, 856 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 1896
所蔵情報: loading…
13.

図書

図書
Patrick Lysaght, James Irvine, Reiner Hartenstein (eds.)
出版情報: Berlin : Springer-Verlag, c1999  xi, 541 p. ; ill. : 24 cm
シリーズ名: Lecture notes in computer science ; 1673
所蔵情報: loading…
目次情報: 続きを見る
Signal Processing
Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing / P. Graham ; B. Nelson
Auditory Signal Processing in Hardware: A Linear Gammatone Filterbank Design for a Model of the Auditory System / M. Brucke ; A. Schulz ; W. Nebel
SONIC - A Plug-In Architecture for Video Processing / S. D. Haynes ; P. Y. K.Cheung ; W. Luk ; J. Stone
CAD Tools for DRL
DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconfigurable Systems / K. Bondalapati ; V. K. Prasanna
Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework / D. Robinson ; P. Lysaght
Optimization Studies
Optimal Finite Field Multipliers for FPGAs / G. C. Ahlquist ; M. Rice
Memory Access Optimization and RAM Inference for Pipeline Vectorization / M. Weinhardt
Analysis and Optimization of 3-D FPGA Design Parameters / S. M. S. A. Chiricescu ; M. M. Vai
Physical Design
Tabu Search: Ultra-Fast Placement for FPGAs / J. M. Emmert ; D. K. Bhatia
Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies / J. de Vicente ; J. Lanchares ; R. Hermida
Hierarchical Interactive Approach to Partition Large Designs into FPGAs / H. Krupnova ; G. Saucier
Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays / W. K. C. Ho ; S. J. E. Wilton
Dynamically Reconfigurable Logic
DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems / M. Vasilko
A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic / E. Cantó ; J. M. Moreno ; J. Cabestany ; J. Faura ; J. M. Insenser
Self Controlling Dynamic Reconfiguration: A Case Study / G. McGregor
Design Tools
An Internet Based Development Framework for Reconfigurable Computing / R. W. Hartenstein ; M. Herz ; U. Nageldinger ; T. Hoffmann
On Tool Integration in High-Performance FPGA Design Flows / A. Koch
Hardware-Software Codesign for Dynamically Reconfigurable Architectures / K. S. Chatha ; R. Vemuri
Reconfigurable Computing
Serial Hardware Libraries for Reconfigurable Designs / A. Derbyshire ; S. Guo ; D. Siganos
Reconfigurable Computing in Remote and Harsh Environments / G. Brebner ; N. Bergmann
Communication Synthesis for Reconfigurable Embedded Systems / M. Eisenring ; M. Platzner ; L. Thiele
Run-Time Parameterizable Cores / S. A. Guccione ; D. Levi
Applications
Rendering PostScriptÖ Fonts on FPGAs / D. MacVicar ; J. W. Patterson ; S. Singh
Implementing PhotoshopÖ Filters in VirtexÖ / S. Ludwig ; R. Slous
Rapid FPGA Prototyping of a DAB Test Data Generator Using Protocol Compiler / K. Feske ; M. Scholz ; G. Döring ; D. Nareike
Quantitative Analysis of Run-Time Reconfigurable Database Search / N. Shirazi ; D. Benyamin ; P. Y. K. Cheung
Novel Architectures
An On-Line Arithmetic Based FPGA for Low-Power Custom Computing / A. Tisserand ; P. Marchal ; C. Piguet
A New Switch Block for Segmented FPGAs / M. I. Masud
PulseDSP - A Signal Processing Oriented Programmable Architecture / G. Jones
Machine Applications
FPGA Viruses / I. Had&zbreve;ić ; S. Udani ; J. M. Smith
Genetic Programming Using Self-Reconfigurable FPGAs / R. P. S. Sidhu ; A. Mei
Specification, Implementation and Testing of HFSMs in Dynamically Reconfigurable FPGAs / A. Oliveira ; A. Melo ; V. Sklyarov
Synthia : Synthesis of Interacting Automata Targeting LUT-based FPGAs / G. A. Constantinides
Short Papers
An FPGA-based Prototyping System for Real-Time Verification of Video Processing Schemes / H. Kropp ; C. Reuter ; M. Wiege ; T.-T. Do ; P. Pirsch
An FPGA Implementation of Goertzel Algorithm / T. Dulik
Pipelined Multipliers and FPGA Architectures / M. Wojko
FPGA Design Trade-Offs for Solving the Key Equation in Reed-Solomon Decoding / E. M. Popovici ; P. Fitzpatrick ; C. C. Murphy
Reconfigurable Multiplier for Virtex FPGA Family / J. Põldre ; K. Tammemäe
Pipelined Floating Point Arithmetic Optimized for FPGA Architectures / I. Stamoulis ; M. White ; P. F. Lister
SL - A Structural Hardware Design Language / S. Holmström
High-Level Hierarchical HDL Synthesis of Pipelined FPGA-Based Circuits Using Synchronous Modules / R. B. Maunder ; Z. A. Salcic ; G. G. Coghill
Mapping Applications onto Reconfigurable KressArrays / R. Hartenstein
Global Routing Models / M. Dan&ebreve;k ; Z. Muziká&rbreve;
Power Modelling in Field Programmable Gate Arrays (FPGA) / A. Garcia ; W. Burleson ; J.-L. Danger
NEBULA: A Partially and Dynamically Reconfigurable Architecture / D. Bhatia ; K. S. Simha ; P. Kannan
High Bandwidth Dynamically Reconfigurable Architectures Using Optical Interconnects / K. J. Symington ; J. F. Snowdon ; H. Schroeder
AHA-GRAPE: Adaptive Hydrodynamic Architecture - GRAvity PipE / T. Kuberka ; A. Kugel ; R. Mäanner ; H. Singpiel ; R. Spurzem ; R. Klessen
DIME - The First Module Standard for FPGA Based High Performance Computing / M. Devlin ; A.J.Cantle
The Proteus Processor - A Conventional CPU with Reconfigurable Functionality / M. Dales
Logic Circuit Speeding up through Multiplexing / V. F. Tomashau
A Wildcarding Mechanism for Acceleration of Partial Configurations / P. James-Roxby ; E. Cerro-Prada
Hardware Implementation Techniques for Recursive Calls and Loops / T. Maruyama ; M. Takagi ; T. Hoshino
A HW/SW Codesign-Based Reconfigurable Environment for Telecommunication Network Simulation / J. Noguera ; R. M. Badia ; J. Domingo ; J. Solé-Pareta
An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis / M. D. Valdés ; M. J. Moure ; E. Mandado ; A. Salaverría
Reconfigurable Programming in the Large on Extendable Uniform Reconfigurable Computing Array's: An Integrated Approach Based on Reconfigurable Virtual Architectures / A. Touhafi ; W. Brissinck ; E. F. Dirkx
A Concept for an Evaluation Framework for Reconfigurable Systems / S. Sawitzki ; R. G. Spallek
Debugging Application-Specific Programmable Products / R. Kress ; A. Pyttel
IP Validation for FPGAs Using Hardware Object TechnologyÖ / S. Casselman ; J. Schewel ; C. Beaumont
A Processor for Artificial Life Simulation / M. Böge
A Distributed, Scalable, Multi-Layered Approach to Evolvable System Design Using FPGA's / C. Slorach ; S. Fulton ; K. Sharman
Dynamically Reconfigurable Reduced Crossbar: A Novel Approach to Large Scale Switching / T. Caohuu ; T. Trong Le ; M. Glesner ; J. Becker
A Reconfigurable Architecture for High Speed Computation by Pipeline Processing
Seeking (the right) Problems for the Solutions of Reconfigurable Computing / B. Kastrup ; J. van Meerbergen ; K. Nowak
A Runtime Reconfigurable Implementation of the GSAT algorithm / H. Y. Wong ; W. S. Yuen ; K. H. Lee ; P. H. W. Leong
Accelerating Boolean Implications with FPGAs / K. Sulimma ; D. Stoffel ; W. Kunz
Author Index
Signal Processing
Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing / P. Graham ; B. Nelson
Auditory Signal Processing in Hardware: A Linear Gammatone Filterbank Design for a Model of the Auditory System / M. Brucke ; A. Schulz ; W. Nebel
14.

図書

図書
Peter Y.K. Cheung, George A. Constantinides, Jose T. de Sousa (eds.)
出版情報: Berlin ; Tokyo : Springer, c2003  xxvi, 1179 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 2778
所蔵情報: loading…
15.

図書

図書
Wayne Luk, Peter Y.K. Cheung, Manfred Glesner (eds.)
出版情報: Berlin ; Tokyo : Springer-Verlag, c1997  xi, 503 p. ; ill. : 24 cm
シリーズ名: Lecture notes in computer science ; 1304
所蔵情報: loading…
16.

図書

図書
sponsored by IEEE Computer Society Technical Committee on Computer Architecture ; edited by Kenneth L. Pocek and Jeffrey Arnold
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c1996  viii, 235 p. ; 28 cm
所蔵情報: loading…
17.

図書

図書
Reiner W. Hartenstein, Manfred Glesner (eds.)
出版情報: Berlin ; Tokyo : Springer, c1996  x, 432 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 1142
所蔵情報: loading…
18.

図書

図書
sponsored by IEEE Computer Society Technical Committee on Computer Architecture ; edited by Peter Athanas and Kenneth L. Pocek
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c1995  viii, 222 p. ; 28 cm
所蔵情報: loading…
19.

図書

図書
Reiner W. Hartenstein, Michal Z. Servít (eds.)
出版情報: Berlin ; New York : Springer-Verlag, c1994  xi, 434 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 849
所蔵情報: loading…
20.

図書

図書
edited by Duncan A. Buell, Kenneth L. Pocek ; sponsored by IEEE Computer Society Technical Committee on Computer Architecture
出版情報: Los Alamitos, Calif. : IEEE Computer Society Press, c1994  vii, 199 p. ; 28 cm
所蔵情報: loading…
21.

図書

図書
Herbert Grünbacher, Reiner W. Hartenstein (eds.)
出版情報: Berlin ; New York : Springer-Verlag, c1993  viii, 217 p. ; 24 cm
シリーズ名: Lecture notes in computer science ; 705
所蔵情報: loading…
22.

図書

図書
Reiner W. Hartenstein, Andres Keevallik (eds.)
出版情報: Berlin ; Tokyo : Springer-Verlag, c1998  xi, 533 p. ; ill. : 24 cm
シリーズ名: Lecture notes in computer science ; 1482
所蔵情報: loading…
目次情報: 続きを見る
Table of Contents Design Methods New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic / Robinson, D. ; McGregor, G. ; Lysaght, P. Pebble
A Language For Parametrised and Reconfigurable Hardware Design / Luk, W ; McKeeer, S
Integrated Development Environment for Logic Synthesis Based on Dynamically Reconfigurable FPGAs / Sklyarov, V. ; Sal Monteiro, R. ; Lau, N. ; Melo, A. ; Oliveira, A. ; Kondratjuk, K
Designing for Xilinx XC6200 FPGAs / Hartenstein, R.W. ; Herz, M. ; Gilbert, F
General Aspects Perspectives of Reconfigurable Computing in Research, Industry and Education / Becker, J. ; Kirschbaum, A. ; Renner, F.-M. ; Glesner, M
Field-Progammable Logic: Catalyst for New Computing Paradigms / Brebner G
Run-Time Management of Dynamically Reconfigurable Designs / Shirazi, N. ; Luk, W. ; Cheung, P.Y.K
Acceleration of Satisfiability Algorithms by Reconfigurable Hardware / Platzner, M. ; De Micheli G
Prototyping / Simulation An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping / Stohmann, J. ; Harbich, K. ; Olbrich, M. ; Barke, E
A Knowledge-Based System for Prototyping on FPGAs / Krupnova, H. ; DucAnh Dinh, V. ; Saucier, G
JVX - A Rapid Prototyping System Based on Java and FPGAs / Macketanz, R. ; Karl, W
Prototyping New ILP Architectures Using FPGAs / Shetler, J. ; Hemme, B. ; Yang, C. ; Hinsz, C
Development Methods CAD System for ASM and FSM Synthesis / Baranov S
Fast Floorplanning for FPGAs / Emmert, J.M. ; Randhar, A. ; Bhatia, D
SRAM-Based FPGAs
A Fault Model for the Configurable Logic Modules / Renovell, M. ; Portal, J.M. ; Figueras, J. ; Zorian, Y
Reconfigurable Hardware as Shared Resource in Multipurpose Computers / Haug, G. ; Rosenstiel, W
Accelerators Reconfigurable Computer Array: The Bridge between High Speed Sensors and Low Speed Computing / Robinson, S.H. ; Caffrey, M.P. ; Dunham, M.E
A Reconfigurable Engine for Real-Time Video Processing / Andreou, P. ; Derbyshire, A. ; Dupont-De-Dinechin, F. ; Rice, J. ; Siganos, D
An FPGA Implementation of a Magnetic Bearing Controller for Mechatronic Applications System Architectures
Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators / Hoffmann, T. ; Nageldinger, U
Self Modifying Circuitry - A Platform for Tractable Virtual Circuitry Donlin
A. REACT: Reactive Environment for Runtime Reconfiguration / Bhatia, D. ; Kannan, P. ; Simha, K.S. ; GajjalaPurna, K.M
Applications (1) Evaluation of the XC6200-series Architecture for Cryptographic Applications / Charlwood, S. ; James-Roxby P
An FPGA Based Object Recognition Machine / Zakerolhosseini, A. ; Lee, P. ; Horne, E
PCI-SCI Protocol Translations: Applying Microprogramming Concepts to FPGAs / Acher, G. ; Karl, W. ; Leberecht, M
Instruction-Level Parallelism for Reconfigurable Computing / Callahan, T.J. ; Wawrzynek, J
Hardware/Software Codesign
A Hardware/Software Co-design E
Environment for Reconfigurable Logic Systems / Lysaght, P
Mapping Loops onto Reconfigurable Architectures / Bondalapati, K. ; Prasanna, V.K
Speed Optimization of the ALR Circuit Using an FPGA with Embedded RAM: A Design Experience / Asaad, S. ; Warren, K
System Development High-Level Synthesis for Dynamically Reconfigurable Hardware/Software Systems / Kress, R. ; Pyttel, A
Dynamic Specialisation of XC6200 FPGAs by Partial Evaluation / McKay, N. ; Singh, S
Webscope: A Circuit Debug Tool Guccione
S.A. Algorithms on FPGAs Computing Goldbach Partitions Using Pseudo-random Bit Generator Operators on a FPGA Systolic Array / Lavenier, D. ; Saouter, Y
Solving Boolean Satisfiability with Dynamic Hardware Configurations / Zhong, P. ; Martonosi, M. ; Ashar, P. ; Malik, S
Modular Exponent Realization on FPGAs / Poldre, J. ; Tammemae, K.;cMandre, M
Cost Effective 2x2 Inner Product Processors / Fehr, B. ; Szed, G
Applications (2) A Field-Programmable Gate-Array System for Evolutionary Computation / Maruyama, T. ; Funatsu, T. ; Hoshino, T. A Transmutable Telecom System ; Miyazaki, T. ; Shirakawa, K. ; Katay"
Table of Contents Design Methods New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic / Robinson, D. ; McGregor, G. ; Lysaght, P. Pebble
A Language For Parametrised and Reconfigurable Hardware Design / Luk, W ; McKeeer, S
Integrated Development Environment for Logic Synthesis Based on Dynamically Reconfigurable FPGAs / Sklyarov, V. ; Sal Monteiro, R. ; Lau, N. ; Melo, A. ; Oliveira, A. ; Kondratjuk, K
文献の複写および貸借の依頼を行う
 文献複写・貸借依頼